

**HALT**

This level sensitive active low input causes the MPU to halt all activity when a low is applied to it. When the  $\overline{\text{HALT}}$  input is low, the machine stops at the end of an instruction and bus available (BA) goes to a high state. During this time read/write ( $\text{R}/\overline{\text{W}}$ ) is high and the address bus displays the address of the next instruction. See Figure 15 for timing requirements.


To debug programs, it is advantageous to step through programs one instruction at a time. To do this,  $\overline{\text{HALT}}$  must be brought high for one clock cycle and then returned low as shown in Figure 15. The instruction illustrated is a one byte, two cycle instruction, such as CLRA. When the  $\overline{\text{HALT}}$  line goes low, the MC6803E is halted after completing execution of the current instruction.

**BA (BUS AVAILABLE)**

This active high output is used to indicate when the MC6803E is halted. Other devices may then use the address and data buses, providing care is taken to prevent contention on the address and data bus. Alternatives include three-state buffers on the address and data buses, or three-state buffers on the address bus and holding AS low during BA high.

**R/ $\overline{\text{W}}$  (READ/WRITE)**

The  $\text{R}/\overline{\text{W}}$  output is used to indicate the direction of data transfer on the data bus. A logic low indicates that the MPU is writing data onto the bus and a logic high indicates that the MPU is reading data from the bus.

FIGURE 15 —  $\overline{\text{HALT}}$  AND BA TIMING**RESET**

This input is used to reset the internal state of the device and provide an orderly start-up procedure. During power up,  $\overline{\text{RESET}}$  must be held below 0.8 volts until 1)  $V_{CC}$  reaches 4.75 volts and E is stable, and 2) until  $V_{CC}$  standby reaches 4.75 volts.  $\overline{\text{RESET}}$  must be held low at least three E cycles if asserted during power-up operation. During the rising edge of  $\overline{\text{RESET}}$ , the MC6803E also latches in its operating mode.  $\overline{\text{RESET}}$  timing is shown in Figure 14.

**E (ENABLE)**

This is an input clock used primarily for address and data bus synchronization. This input should have some provision to obtain the specified logical high level which is greater than standard TTL levels. Two examples of clock generating circuits are presented in Figures 16 and 17.

Enable is the primary MC6803E system timing signal and all timing data specified as cycles is assumed to be referenced to this clock unless otherwise noted.

