

**INDEXED ADDRESSING** — The unsigned offset contained in the second byte of the instruction is added with carry to the index register and used to reference memory without changing the index register. These are two byte instructions.

**INHERENT ADDRESSING** — The operand(s) is a register and no memory reference is required. These are single byte instructions.

**RELATIVE ADDRESSING** — Relative addressing is used only for branch instructions. If the branch condition is true, the program counter is overwritten with the sum of a signed single byte displacement in the second byte of the instruction and the current program counter. This provides a branch range of -126 to +129 bytes from the first byte of the instruction. These are two byte instructions.

TABLE 9 — INDEX REGISTER AND STACK MANIPULATION INSTRUCTIONS

Pointer Operations	Mnemonic	Immed		Direct		Index		Extnd		Inherent		Boolean/ Arithmetic Operation	Condition Codes										
		OP	#	OP	#	OP	#	OP	#	OP	#		5	4	3	2	1	0					
		OP	#	OP	#	OP	#	OP	#	OP	#		H	I	N	Z	V	C					
Compare Index Reg	CPX	8C	4	3	9C	5	2	AC	6	2	BC	6	3				X ← M : M + 1	●	●	↑	↑	↑	↑
Decrement Index Reg	DEX											09	3	1			X ← X - 1	●	●	●	↑	●	●
Decrement Stack Pntr	DES											34	3	1			SP ← SP - 1	●	●	●	●	●	●
Increment Index Reg	INX											08	3	1			X ← X + 1	●	●	●	↑	●	●
Increment Stack Pntr	INS											31	3	1			SP ← SP + 1	●	●	●	●	●	●
Load Index Reg	LDX	CE	3	3	DE	4	2	EE	5	2	FE	5	3				M → X <sub>H</sub> , (M + 1) → X <sub>L</sub>	●	●	↑	↑	R	●
Load Stack Pntr	LDS	8E	3	3	9E	4	2	AE	5	2	BE	5	3				M → SP <sub>H</sub> , (M + 1) → SP <sub>L</sub>	●	●	↑	↑	R	●
Store Index Reg	STX				DF	4	2	EF	5	2	FF	5	3				X <sub>H</sub> → M, X <sub>L</sub> → (M + 1)	●	●	↑	↑	R	●
Store Stack Pntr	STS				9F	4	2	AF	5	2	BF	5	3				SP <sub>H</sub> → M, SP <sub>L</sub> → (M + 1)	●	●	↑	↑	R	●
Index Reg → Stack Pntr	TXS											35	3	1			X ← X - 1	●	●	●	●	●	●
Stack Pntr → Index Reg	TSX											30	3	1			SP ← SP + 1	●	●	●	●	●	●
Add	ABX											3A	3	1			B ← B + X	●	●	●	●	●	●
Push Data	PSHX											3C	4	1			X <sub>L</sub> → M <sub>SP</sub> , SP ← SP - 1 X <sub>H</sub> → M <sub>SP</sub> , SP ← SP - 1	●	●	●	●	●	●
Pull Data	PULX											38	5	1			SP ← SP + 1, M <sub>SP</sub> → X <sub>H</sub> SP ← SP + 1, M <sub>SP</sub> → X <sub>L</sub>	●	●	●	●	●	●

TABLE 10 — ACCUMULATOR AND MEMORY INSTRUCTIONS (Sheet 1 of 2)

Accumulator and Memory Operations	MNE	Immed		Direct		Index		Extend		Inher		Boolean Expression	Condition Codes					
		Op	#	Op	#	Op	#	Op	#	Op	#		H	I	N	Z	V	C
Add Acmltrs	ABA											1B 2 1						
Add B to X	ABX											3A 3 1						
Add with Carry	ADCA	89	2	2	99	3	2	A9	4	2	B9	4	3					
	ADCB	C9	2	2	D9	3	2	E9	4	2	F9	4	3					
Add	ADDA	8B	2	2	9B	3	2	AB	4	2	BB	4	3					
	ADDB	CB	2	2	DB	3	2	EB	4	2	FB	4	3					
Add Double	ADDD	C3	4	3	D3	5	2	E3	6	2	F3	6	3					
And	ANDA	84	2	2	94	3	2	A4	4	2	B4	4	3					
	ANDB	C4	2	2	D4	3	2	E4	4	2	F4	4	3					
Shift Left, Arithmetic	ASL							68	6	2	78	6	3					
	ASLA											48	2	1				
	ASLB											58	2	1				

